Abstract -The d.pnamic and short-circuit power consumption of a CMOS gate driving an LC transmission line as a limiting case of an RlLC transmission line is investigated in this paper. Closed form /jolutions for the output voltage and short-circuit power of 1 a CMOS gate driving an LC transmission line are presented. These solutions agree with ASK simulations within1 11% error for a wide range of transistor widths and lincr impedances. The ratio of the shortcircuit to dynamic power is less than 7% for CMOS gates driving LC transmissionllines where the line is matched or underdriven. Therefore, the total -p?Iw& I consumption is expected to decrease as1 inductance effects becomes more significant as compared td an RC model of the interconnect. ,
,

I. Introduction
I
Interconnect has hisrorically been modeled as a single lumped capacitance or as ;an RC impedance in the performance analysis of on-chip intercbnnects, see e.g., Inductance, however, is becoming ;pore important with faster on-chip transition times and lon'ger wires [9] - [12] . Wide wires are frequently encountered in bock distribution networks and in data busses. These wires, oftep at the upper metal layers, are low resistance wires that can ejihibit significant inductive effects [lo] , [ 111. Furthermore, perforbance requirements are pushing the introduction of new materials for low resistivity interconnect [ 131.
In the limiting case, hi$h temperature superconductors may possibly become commerc:lally available [ 141. More accurate RLC transmission line models a,re therefore becoming necessary in the analysis of VLSI-based irlterconnect. Power has also become a major design issue for p h a b l e devices and high performance microprocessors. It is thertefore important to be able to estimate the effects of increasing inductance on the power consumed by a CMOS circuit.
The [31-[8] . The other limiting case is an LC transmission line where the resistance is negligible. This case approximates the low loss lines that are encountered in Multi-Chip Modules (MCM) and Printed Circuit Boards (PCB). Although it is highly improbable that the resistance of an on-chip interconnect will become negligible in the near term, an analysis of a lossless impedance sets an upper limit for inductance effects in VLSI circuits. The behavior of an RLC transmission line case can therefore be bounded by analyzing the behavior of the RC and the LC cases
The focus of this paper is the investigation of the dynamic and short-circuit power of a CMOS gate driving an LC transmission lines. This topic is discussed in section 11. Some conclusions are offered in section 111.
Dynamic and Short-circuit Power
In subsection A, equations describing the dynamic and shortcircuit power are introduced. The accuracy of these expressions are quantified in subsection E. In subsection C, the ratio of the short-circuit power to the dynamic power is discussed. The dynamic power consumed by a CMOS gate driving a transmission line is P(,,n=C,VD$f, wheref is the frequency of the output, VDD is the power supply, and C, is the total capacitance of the transmission line [15] . For short-circuit power [l] , the case considered here is for fast signal waveforms where the rise time is less than twice the propagation delay across the line (tr < 2To) where T,] is the time of flight of the signals across the line. In this case, the reflections do not affect the short-circuit power because the signal returns to the driver after the input signal has reached its final value. Under this condition, the transmission line appears as a resistance with a value Z ,
A. Power Expressions for CMOS Gates with LC Loads
. The equivalent circuit of a CMOS inverter driving a lossless transmission line for the period of time 0 to 2To is shown in Fig. 1 . The short-circuit current is the current through the PMOS transistor during a rising input. The signal at the input of the CMOS driver is 
for the time 0 < f < t, and f, < 2TP Noting that VDD-Vou, is V,, of the PMOS transistor, the short circuit current of a CMOS inverter loaded by an LC transmission line is
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B. Accuracy of Power Expressions
A CMOS gate driving a transmission line can be characterized by the impedance matching factor A, where 
"DD
When 1 = I , the transistor is optimally matched to the transmission line. If is less than one, the transmission line is underdriven and the response suffers from a slow output rise time. If A is greater than one, the transmission line is overdriven and the response suffers from overshoots and undershoots that can cause reliability problems. Thus, the range defined by 0.3 < h < 1.6 is arbitrarily chosen to be the range of interest. The analytical solutions of (2) and (4) are compared to AS/X simulations [ 181 in Fig. 2 assuming t, = 100 p s and using A as a parameter. The analytical solution shows good agreement with the simulations for a wide range of A.
The short-circuit energy per transition can be calculated from ( 6 ) where Areasc (in coulombs) is the area under the short-circuit current curve. This area can be approximated by a triangle [7] whose base is given by (VDD-V,,+VT,) tJVI1, and height is given by IPenk (the maximum point on the short-circuit current curve).
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Thus, the short-circuit energy per transition is
where K, is a constant correction factor [ 151.
IPenk can be calculated as where K(L) is determined from varying h and calculating l,,CNk/WPr as plotted in Fig. 3 .
K(A) represents in I,,rnk the effect of the output waveform on the short-circuit current [15] . AS/X simulations are compared to (7) in Table 1 . The analytical solution shows good agreement I,,cnk can be calculated by equating (2) and (4). Altematively,
(less than 1% error for a > 1) with the circuit simulations for a wide range of and exhibits a maximum error of 11% for small A.
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a=i.s A. AS/X simulations are compared to analytical solutions.
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C. Short-circuit to Dyilamic Power Ratio
Assuming a symmetric: CMOS gate, the short-circuit power is Ipeak(y?D -v T~~ -lvTpl) fr.f' As described previously, thie dynamic power is whereT,j& is equal to C, [15] . Dividing (9) by (IO), the magnitude of the dynanlic power can be compared to the magnitude of the short-circuit power. The resulting ratio is
The ratio between the shoi't circuit power and the dynamic power depends upon the matching condition of the transmission line to the CMOS gate (A) and the ratio between the rise time of the input signal to the time of flight of the waves across the transmission line @,/To). The dependencte on the supply voltage is fairly weak. The dependence exists only if the supply voltage and the threshold voltages scale differently. The dependence of the short-circuit to dynamic power ratio on il is shown in Eg.& As the matching condition moves from underdriven to matche8to overdriven, the short-circuit to dynamic power ratio increases. This ratio is less than 7% for the matched (A= 1) and underdriven cases ( A < 1)
[15]. The classical design critena for driving a capacitive load is to maintain equal input a,nd output transition times which gives rise to a short-circuit powe,r of approximately 20% of the dynamic power [ 11. For RC loads, the fsc/PD," ratio is even higher. Thus, the total power consumption is expected to decrease as inductance effects increase. 
Conclusions
The dynamic power consumed by a CMOS gate driving a lossless transmission line is investigated. It is shown that the dynamic power of a CMOS gate driving a lossless transmission line is the same as that of a CMOS gate driving a capacitor equal to the total capacitance of the line. A closed form solution for the short-circuit power is presented that agrees with circuit simulations within 11% error for a wide range of the matching factor A. An expression for the short-circuit to dynamic power ratio is presented that shows that the short-circuit power 1s below 7% of the dynarmc power for A less than or equal to one. Thus, the short-circuit power for the case of an LC load is much less than that of the case of an RC' load. In the case of an RLC load, the short-circuit power is in the middle, greater than the case of an LC load but less than the case of an RC load.
